__ _ __ ___ _________
/ / (_) /____ / _ \/ ___/ _/__
/ /__/ / __/ -_) ___/ /___/ // -_)
/____/_/\__/\__/_/ \___/___/\__/
Copyright 2015-2020 / EnjoyDigital
A small footprint and configurable PCIe core
powered by Migen & LiteX
[> Intro
LitePCIe provides a small footprint and configurable PCIe core.
LitePCIe is part of LiteX libraries whose aims are to lower entry level of complex FPGA cores by providing simple, elegant and efficient implementations of components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...
Using Migen to describe the HDL allows the core to be highly and easily configurable.
LitePCIe can be used as LiteX library or can be integrated with your standard design flow by generating the verilog rtl that you will use as a standard core.
[> Features
PHY:
- Xilinx Ultrascale(+) (up to PCIe Gen2 X4)
- Xilinx 7-Series (up to PCIe Gen2 X4)
- Intel Cyclone5 (up to PCIe Gen2 X4)
- 64-bit/128-bit datapath
- Clock domain crossing
Core:
- TLP layer
- Reordering
- MSI (Single, Multi-vector)/MSI-X
Frontend:
- DMA (with Scatter-Gather)
- Wishbone bridge
Software:
- Linux Driver (DMA and Sysfs)
[> FPGA Proven
LitePCIe is already used in commercial and open-source designs:
- PCIe SDR MIMO 2x2: https://www.amarisoft.com/products-lte-ue-ots-sdr-pcie/#sdr
- PCIe TLP sniffer/injector: https://ramtin-amin.fr/#nvmedma
- and others commercial designs...
[> Possible improvements
- add standardized interfaces (AXI, Avalon-ST)
- add support for PCIe Gen2 X8
- add Intel Stratix support
- add Lattice support
- add more documentation
- ... See below Support and consulting :)
If you want to support these features, please contact us at florent [AT] enjoy-digital.fr.
[> Getting started
- Install Python 3.6+ and FPGA vendor's development tools.
- Install LiteX and the cores by following the LiteX's wiki installation guide.
- You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory.
[> Tests
Unit tests are available in ./test/. To run all the unit tests:
$ ./setup.py test
Tests can also be run individually:
$ python3 -m unittest test.test_name
[> License
LitePCIe is released under the very permissive two-clause BSD license. Under the terms of this license, you are authorized to use LiteEth for closed-source proprietary designs. Even though we do not require you to do so, those things are awesome, so please do them if possible:
- tell us that you are using LitePCIe
- cite LitePCIe in publications related to research it has helped
- send us feedback and suggestions for improvements
- send us bug reports when something goes wrong
- send us the modifications and improvements you have done to LitePCIe.
[> Support and consulting
We love open-source hardware and like sharing our designs with others.
LitePCIe is developed and maintained by EnjoyDigital.
If you would like to know more about LitePCIe or if you are already a happy user and would like to extend it for your needs, EnjoyDigital can provide standard commercial support as well as consulting services.
So feel free to contact us, we'd love to work with you! (and eventually shorten the list of the possible improvements :)
[> Contact
E-mail: florent [AT] enjoy-digital.fr
Unless otherwise noted, LitePCIe is Copyright 2015-2018 / EnjoyDigital Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. Other authors retain ownership of their contributions. If a submission can reasonably be considered independently copyrightable, it's yours and we encourage you to claim it with appropriate copyright notices. This submission then falls under the "otherwise noted" category. All submissions are strongly encouraged to use the two-clause BSD license reproduced above.
Last activity 4 months ago
2020.08 released 5 months ago
Primary language: Python
1 open issue
5 forks
6 watchers
19 stars
392 commits by 5 contributors
activity over the last year
LibreCores data updated 4 months ago