SDLIB by hutch31

srdy-drdy library

Srdy-Drdy Library

The Srdy-Drdy library is an interface standard for connecting RTL blocks together in an FPGA and ASIC with a unidirectional interface that provides bidirectional flow control. The library is also a set of components which are compliant to the interface definition and provide a variety of functions from basic timing closure to buffering and arbitration between blocks.

Project Meta

  • Registered on LibreCores 2 years ago
  • Project started 8 years ago
  • Last commit 5 months ago

Commits

{"labels":[2012,2013,2014,2016,2017,2019,2020,2015,2018],"series":[[46,30,11,27,19,2,11,0,0]]}

Commits per year

Contributors

{"labels":[2012,2013,2014,2016,2017,2019,2020,2015,2018],"series":[[2,6,3,5,6,2,2,0,0]]}

Unique contributors per year

Releases

Data not available

Languages

{"labels":["Others","Verilog-SystemVerilog","reStructuredText","Python"],"series":[26,115,8,6]}

Share of languages used

Data Sheet
Project Web Site
https://github.com/hutch31/sdlib.git
Public Domain
Issue Tracker
Last activity 5 months ago
Primary language: Verilog-SystemVerilog
1 fork
5 watchers
4 stars
146 commits by 16 contributors
Guy Hutchison Guy Hutchison Frank Wang Frank Wang Gerald Schmidt
0,2,0,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0

activity over the last year

LibreCores data updated 1 month ago