The Libre-SOC Project by lkcl

A Libre-Licensed Hybrid 3D CPU-GPU-VPU based on OpenPOWER ISA 3.0 with Cray-style Vectorisation

About

The main SOC portion of Libre-SOC. A quad-core open source SOC with a 3D GPU, VPU, and using Libre-licensed design cells.

Libre-SOC is Libre down to the VLSI Cells, thanks to Chips4Makers FlexLib and Sorbonne University lip6.fr

Documentation

Installation

make gitupdate
make install
make test # optional (ish)

Running Simulator tests

qemu and gdb for Power 64 are required. qemu can be installed with "apt-get install qemu-system-ppc64", however gdb needs compiling from source. Obtain the latest tarball, unpack it, then:

cd gdb-9.1 (or other location)
mkdir build
cd build
 ../configure --srcdir=.. --host=x86_64-linux --target=powerpc64-linux-gnu
make -j16
make install

You will need to have installed the powerpc gnu gcc cross-compiler for this to work:

apt-get install gcc-9-powerpc64-linux-gnu

Project Meta

  • Registered on LibreCores 5 months ago
  • Project started 2 years ago
  • Last commit 5 months ago

Commits

{"labels":[2019,2020,2021],"series":[[599,3216,712]]}

Commits per year

Contributors

{"labels":[2019,2020,2021],"series":[[6,8,7]]}

Unique contributors per year

Releases

Data not available

Languages

{"labels":["Others","Python"],"series":[20,335]}

Share of languages used

Data Sheet
Project Web Site
https://git.libre-soc.org/git/soc.git
LGPLv3+
Issue Tracker
Last activity 5 months ago
Primary language: Python
4527 commits by 13 contributors
Luke Kenneth Casson Leighton Michael Nolan Cesar Strauss Tobias Platen colepoirier
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,9,19,7,8,5,7,2,1,15,0,9,6,9,23,33,26,30,64,37,49,62,59,35,75,26,29,76,46,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0

activity over the last year

LibreCores data updated 5 months ago