LibreCores Project List

optimsoc/optimsoc

OpTiMSoC is a framework to build a custom tiled Multi-Core SoC
by optimsoc (added on 2016-10-08)
Major language: Verilog-SystemVerilog Updated 1 year ago

imphil/pulpino

by imphil (added on 2016-10-08)
Major language: C/C++ Header Updated 1 year ago

rherveille/ahb3lite-interconnect

Fully parameterised AHB3-Multilayer Interconnect switch for AHB3-Lite based SoCs.
by rherveille (added on 2016-10-10)
Major language: Verilog-SystemVerilog Updated 1 year ago

imphil/glip

Simple FIFO-based, transport-agnostic device - host communication
by imphil (added on 2016-10-10)
Major language: Verilog-SystemVerilog Updated 2 years ago

eliaskousk/parallella-riscv

RISC-V port to Parallella Board
by eliaskousk (added on 2016-10-11)
Major language: Tcl/Tk Updated 3 years ago

olofk/FuseSoC

a package manager and a set of build tools for FPGA/ASIC development
by olofk (added on 2016-10-11)
Major language: Python Updated 1 year ago

sridhargunnam/mipsR3000

by sridhargunnam (added on 2016-10-11)
Major language: Verilog-SystemVerilog Updated 5 years ago

ZipCPU/zipcpu

The ZipCPU is a resource efficient 32-bit soft core implementation.
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 1 year ago

ZipCPU/wbscope

A wishbone controlled scope for FPGAs
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 1 year ago

ZipCPU/wbicapetwo

Wishbone to ICAPE interface bridge
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 2 years ago

ZipCPU/wb2axip

A pipelined wishbone to AXI bridge
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 1 year ago

ZipCPU/wbfmtx

A wishbone controlled FM transmitted hack
by ZipCPU (added on 2016-10-12)
Major language: TeX Updated 2 years ago

ZipCPU/wbpwmaudio

A wishbone controlled PWM (audio) controller
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 2 years ago

ZipCPU/dblclockfft

A C++ generator of Verilog FFT cores that produce and consume two samples per clock
by ZipCPU (added on 2016-10-12)
Major language: C++ Updated 2 years ago

ZipCPU/rtcclock

A Real Time Clock core for FPGA's
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 2 years ago

ZipCPU/sdspi

SD-Card controller, using a SPI interface that is (optionally) shared
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 2 years ago

ZipCPU/s6soc

CMod-S6 SoC
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 4 years ago

ZipCPU/wbuart32

A simple UART controller that can easily be wishbone controlled.
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 1 year ago

ZipCPU/xulalx25soc

A System on a Chip Implementation for the XuLA2-LX25 board
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 3 years ago

ZipCPU/openarty

An Open Source configuration of the Arty platform
by ZipCPU (added on 2016-10-12)
Major language: Verilog-SystemVerilog Updated 1 year ago

taichi-ishitani/rggen

Code generation tool for control/status registers in a SoC design
by taichi-ishitani (added on 2016-10-14)
Major language: Ruby Updated 25 days ago

cliffordwolf/picorv32

PicoRV32 - A Size-Optimized RISC-V CPU
by cliffordwolf (added on 2016-10-14)
Major language: Assembly Updated 2 years ago

cliffordwolf/SimpleVOut

SimpleVOut -- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
by cliffordwolf (added on 2016-10-14)
Major language: Verilog-SystemVerilog Updated 3 years ago

olivier-girard/openmsp430

by olivier-girard (added on 2016-10-15)
Major language: Verilog-SystemVerilog Updated 4 years ago

olivier-girard/opengfx430

by olivier-girard (added on 2016-10-15)
Major language: Verilog-SystemVerilog Updated 3 years ago

olofk/wb-streamer

Streaming DMA with Wishbone interface
by olofk (added on 2016-10-16)
Major language: Verilog-SystemVerilog Updated 5 years ago

olofk/fifo

Generic FIFO implementation with optional FWFT
by olofk (added on 2016-10-16)
Major language: Verilog-SystemVerilog Updated 1 year ago

olofk/stream-utils

Data stream utility functions
by olofk (added on 2016-10-16)
Major language: Verilog-SystemVerilog Updated 5 years ago

olofk/wb-intercon

Wishbone interconnect utilities
by olofk (added on 2016-10-16)
Major language: Verilog-SystemVerilog Updated 1 year ago

olofk/wb-bfm

Wishbone Bus Functional Model
by olofk (added on 2016-10-16)
Major language: Verilog-SystemVerilog Updated 1 year ago

olofk/or1k-bootloaders

OpenRISC 1000-compatible bootloaders
by olofk (added on 2016-10-16)
Major language: Assembly Updated 5 years ago

olofk/ipyxact

Python library for working with IP-XACT files
by olofk (added on 2016-10-16)
Major language: Python Updated 1 year ago

olofk/libaxis

Library of VHDL components for AXI Stream infrastructure
by olofk (added on 2016-10-16)
Major language: VHDL Updated 3 years ago

olofk/libstorage

Library of VHDL components for data storage
by olofk (added on 2016-10-16)
Major language: VHDL Updated 6 years ago

fkuau/scct

Simple Capture/Compare Timer
by fkuau (added on 2016-10-19)
Major language: Verilog-SystemVerilog Updated 5 years ago

Paebbels/PicoBlaze-Library

The PicoBlaze-Library offers several PicoBlaze devices and routines to extend a common PicoBlaze environment to a little System on Chip.
by Paebbels (added on 2016-10-24)
Major language: VHDL Updated 6 years ago

Paebbels/JSON-for-VHDL

A JSON library implemented in VHDL
by Paebbels (added on 2016-10-24)
Major language: JSON Updated 2 years ago

Paebbels/PicoBlaze-Examples

This repository contains synthesizable examples which use the PoC-Library.
by Paebbels (added on 2016-10-24)
Major language: VHDL Updated 3 years ago

Paebbels/Pile-of-Cores

IP Core Library - Published and maintained by the VLSI-EDA, Faculty of Computer Science, Technische Universität Dresden, Germany.
by Paebbels (added on 2016-10-24)
Major language: reStructuredText Updated 2 years ago

krevanth/ZAP-ARM-Processor

ZAP is an ARMv4T processor with cache and MMU support.
by krevanth (added on 2016-11-04)
Major language: Verilog-SystemVerilog Updated 3 years ago

epekkar/kactus2

Kactus2 is a graphical EDA tool based on the IP-XACT standard.
by epekkar (added on 2016-12-20)
Major language: C++ Updated 2 years ago

openrisc/mor1kx

The new reference OpenRISC 1000 implementation
by openrisc (added on 2017-02-06)
Major language: Verilog-SystemVerilog Updated 1 year ago

arkenidar/resm-aka-bbjj

Computer/CPU design.Based on Turing Machine/BitBitJump machine.Extended,popularized,applied.Files,ideas,docs,programs,circuits,links.
by arkenidar (added on 2017-02-09)
Major language: HTML Updated 3 years ago

zerogravity/neo430

A very small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
by zerogravity (added on 2017-02-14)
Major language: C Updated 1 year ago

TNSFloat/Ternary-FFT

by TNSFloat (added on 2017-03-27)
Major language: Markdown Updated 5 years ago

enjoy-digital/liteeth

Small footprint and configurable Ethernet core
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

enjoy-digital/litesata

Small footprint and configurable SATA core
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

enjoy-digital/litedram

Small footprint and configurable DRAM core
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

enjoy-digital/litepcie

Small footprint and configurable PCIe core
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

enjoy-digital/litejesd204b

Small footprint and configurable JESD204B core
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

enjoy-digital/litescope

Small footprint and configurable embedded FPGA logic analyzer
by enjoy-digital (added on 2017-05-14)
Major language: Python Updated 1 year ago

fossi-foundation/wishbone

The Wishbone SoC Interconnect Architecture
by fossi-foundation (added on 2017-05-22)
Major language: SVG Updated 1 year ago

AndreaCorallo/kpu-soc

A minimal system on chip
by AndreaCorallo (added on 2017-06-02)
Major language: Assembly Updated 3 years ago

zguig52/euryspace

Space Communication System based on CCSDS recommandations
by zguig52 (added on 2017-06-16)
Major language: VHDL Updated 4 years ago

timvideos/hdmi2usb

A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)
by timvideos (added on 2017-08-27)
Major language: C/C++ Header Updated 1 year ago

hatimak/edsac-fpga-museum

GSoC 2017: Museum on FPGA - EDSAC
by hatimak (added on 2017-09-09)
Major language: Verilog-SystemVerilog Updated 4 years ago

RoaLogic/rv12

The RV12 is a highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market.
by RoaLogic (added on 2017-09-11)
Major language: Verilog-SystemVerilog Updated 3 years ago

jbush/nyuziprocessor

GPGPU processor architecture
by jbush (added on 2017-09-23)
Major language: C Updated 23 days ago

codelec/riscv-sodor

educational microarchitectures for risc-v isa
by codelec (added on 2017-09-23)
Major language: Scala Updated 3 years ago

jbush/waveview

Digital Waveform Viewer
by jbush (added on 2017-09-24)
Major language: Java Updated 2 years ago

www-asics-ws/usb-11-device-ip-core

USB 1.1 Device IP Core
by www-asics-ws (added on 2017-10-01)
Major language: Verilog-SystemVerilog Updated 4 years ago

www-asics-ws/usb-20-device-ip-core

USB 2.0 Device IP Core
by www-asics-ws (added on 2017-10-01)
Major language: Verilog-SystemVerilog Updated 4 years ago

www-asics-ws/aes-rijndael-ip-core

AES (Rijndael) IP Core (128 bit version)
by www-asics-ws (added on 2017-10-01)
Major language: Verilog-SystemVerilog Updated 4 years ago

www-asics-ws/wishbone-interconnect-ip-core

WISHBONE Interconnect
by www-asics-ws (added on 2017-10-01)
Major language: Verilog-SystemVerilog Updated 4 years ago

tudor-timi/systemverilog-reflection-api

Reflection API for SystemVerilog
by tudor-timi (added on 2017-10-15)
Major language: Verilog-SystemVerilog Updated 1 year ago

tudor-timi/rgen

IP-XACT based register generator
by tudor-timi (added on 2017-10-15)
Major language: Mako Updated 4 years ago

hatimak/sigma

General implementation of Unscented Kalman Filter on FPGA (part of author's Bachelors Thesis work)
by hatimak (added on 2017-10-24)
Major language: Tcl/Tk Updated 1 year ago

shrikuljoshi/axi4-configurable-master

AXI4 compliant modules designed with Verilog
by shrikuljoshi (added on 2017-11-13)
Major language: Markdown Updated 4 years ago

VHDL/corelib

by VHDL (added on 2017-11-16)
Major language: Markdown Updated 5 years ago

JoachimS/sha256

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/aes-128256

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 1 year ago

JoachimS/chacha

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/siphash

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/cmac-aes

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/sha512

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/sha1-hash

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

JoachimS/rc4-cipher

by JoachimS (added on 2018-01-03)
Major language: Verilog-SystemVerilog Updated 4 years ago

hutch31/sdlib

srdy-drdy library
by hutch31 (added on 2018-01-08)
Major language: Verilog-SystemVerilog Updated 9 months ago

hutch31/tv80

Shadow of OpenCores TV80 microprocessor
by hutch31 (added on 2018-01-08)
Major language: Verilog-SystemVerilog Updated 2 years ago

taichi-ishitani/noc-sv

Network on Chip
by taichi-ishitani (added on 2018-01-18)
Major language: Verilog-SystemVerilog Updated 3 days ago

taichi-ishitani/tue-uvm

Useful UVM extensions
by taichi-ishitani (added on 2018-01-18)
Major language: Verilog-SystemVerilog Updated 9 days ago

mayurwaghela996/proj1

FOSSASIA Summit 2018 https://2018.fossasia.org
by mayurwaghela996 (added on 2018-02-13)
Major language: LESS Updated 4 years ago

tymonx/logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
by tymonx (added on 2018-02-16)
Major language: Verilog-SystemVerilog Updated 4 years ago

sandipbhuyan/loginpage

by sandipbhuyan (added on 2018-02-27)
Major language: PHP Updated 5 years ago

zarubaf/ariane

by zarubaf (added on 2018-02-28)
Major language: C/C++ Header Updated 1 year ago

daveshah1/mipi-csi-2-receiver

Open Source 4k CSI-2 Rx core for Xilinx FPGAs
by daveshah1 (added on 2018-03-03)
Major language: Verilog-SystemVerilog Updated 3 years ago

stevehoover/warp-v

WARP-V is an extremely flexible RISC-V CPU core.
by stevehoover (added on 2018-04-21)
Major language: Verilog-SystemVerilog Updated 1 year ago

alessandrocomodi/fpga-webserver

Connection between Web Application and Cloud FPGA accelerator devices
by alessandrocomodi (added on 2018-04-26)
Major language: JavaScript Updated 23 days ago

christian-krieg/blake2

VHDL implementation of BLAKE2 cryptographic hash and message authentication code (MAC)
by christian-krieg (added on 2018-06-11)
Major language: VHDL Updated 3 years ago

drossi/pulp-open

A multi-core system based on clusters of 32-bit RISC-V cores with direct access to a small and fast scratchpad memory.
by drossi (added on 2018-09-22)
Major language: Verilog-SystemVerilog Updated 2 years ago

drossi/pulpissimo

by drossi (added on 2018-09-22)
Major language: Verilog-SystemVerilog Updated 1 year ago

drossi/ariane

by drossi (added on 2018-09-22)
Major language: C/C++ Header Updated 1 year ago

drossi/bigpulp

by drossi (added on 2018-09-22)
Major language: Verilog-SystemVerilog Updated 3 years ago

drossi/ri5cy

by drossi (added on 2018-09-23)
Major language: Assembly Updated 1 year ago

accelize/apyfal

Python Cloud Object Storage I/O
by accelize (added on 2018-10-26)
Major language: Python Updated 2 years ago

accelize/drmlib

by accelize (added on 2018-10-26)
Major language: C/C++ Header Updated 1 year ago

taichi-ishitani/tvip-axi

AMBA AXI VIP
by taichi-ishitani (added on 2018-10-26)
Major language: Verilog-SystemVerilog Updated 2 days ago

Nancy-Chauhan/johns-fifo

Susper Decentralised Search Engine https://susper.com
by Nancy-Chauhan (added on 2018-10-27)
Major language: TypeScript Updated 3 years ago

mballance/fwrisc

Featherweight RISC-V implementation
by mballance (added on 2018-11-27)
Major language: Fortran 77 Updated 10 months ago

jbalkind/openpiton

The OpenPiton Platform
by jbalkind (added on 2018-11-29)
Major language: Assembly Updated 6 months ago

tomtor/hdl-deflate

FPGA implementation of deflate (de)compress RFC 1950/1951
by tomtor (added on 2019-01-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

olofk/serv

SERV - The SErial RISC-V CPU
by olofk (added on 2019-01-03)
Major language: Verilog-SystemVerilog Updated 2 days ago

catharanthus/lxp32-cpu

A lightweight, FPGA-friendly 32-bit CPU core
by catharanthus (added on 2019-01-11)
Major language: VHDL Updated 3 years ago

mballance/dvkit

by mballance (added on 2019-01-19)
Major language: make Updated 2 years ago

mballance/edapack

Provides a packaged collection of open source EDA tools
by mballance (added on 2019-01-20)
Major language: Python Updated 1 year ago

jakubcabal/uart-for-fpga

Simple UART controller for FPGA written in VHDL
by jakubcabal (added on 2019-01-27)
Major language: VHDL Updated 9 months ago

jakubcabal/spi-fpga

SPI master and slave for FPGA written in VHDL
by jakubcabal (added on 2019-01-27)
Major language: VHDL Updated 1 year ago

adrianf0/hdlregs

A Python-based HDL register file generator
by adrianf0 (added on 2019-03-11)
Major language: Python Updated 3 years ago

mguthaus/openram

An open-source static random access memory (SRAM) compiler.
by mguthaus (added on 2019-05-04)
Major language: Python Updated 4 days ago

jcastillo4/systemc-verilog-md5

SystemC and Verilog version of MD5 hash core
by jcastillo4 (added on 2019-06-16)
Major language: C++ Updated 2 years ago

alexforencich/verilog-ethernet

Verilog Ethernet components for FPGA implementation
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 4 days ago

alexforencich/verilog-axis

Verilog AXI stream components for FPGA implementation
by alexforencich (added on 2019-07-11)
Major language: Python Updated 5 days ago

alexforencich/verilog-uart

Verilog UART
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 1 year ago

alexforencich/verilog-i2c

Verilog I2C interface for FPGA implementation
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 10 months ago

alexforencich/verilog-lfsr

Fully parametrizable combinatorial parallel LFSR/CRC module
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 1 year ago

alexforencich/verilog-axi

Verilog AXI components for FPGA implementation
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 8 months ago

alexforencich/verilog-wishbone

Verilog wishbone components
by alexforencich (added on 2019-07-11)
Major language: Verilog-SystemVerilog Updated 11 months ago

alexforencich/verilog-pcie

Verilog PCI express components
by alexforencich (added on 2019-07-16)
Major language: Verilog-SystemVerilog Updated 5 days ago

lowRISC/ibex

Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.
by lowRISC (added on 2019-08-18)
Major language: Verilog-SystemVerilog Updated 1 day ago

ozdnerdnc/spi-module

Software drivers for systems without OS
by ozdnerdnc (added on 2019-08-19)
Major language: C/C++ Header Updated 3 years ago

alexforencich/corundum

Open source, high performance, FPGA-based NIC
by alexforencich (added on 2019-09-05)
Major language: Verilog-SystemVerilog Updated 1 year ago

mtn2/cophee

by mtn2 (added on 2019-10-03)
Major language: Verilog-SystemVerilog Updated 2 years ago

Martoni/spi2wb

Drive a Wishbone master bus with an SPI bus.
by Martoni (added on 2019-10-03)
Major language: Markdown Updated 10 months ago

Martoni/wbplumbing

Wishbone plumbing written in Chisel3
by Martoni (added on 2019-10-03)
Major language: Scala Updated 1 year ago

Martoni/wbmdio

Drive MDIO phy interface with a Chisel component
by Martoni (added on 2019-10-03)
Major language: Scala Updated 2 years ago

bluecmd/fejkon

Fibre Channel / FICON HBA implemented on FPGA
by bluecmd (added on 2019-10-06)
Major language: Verilog-SystemVerilog Updated 1 year ago

olofk/led-to-believe

LED blinking project for your FPGA dev board of choice
by olofk (added on 2019-10-24)
Major language: Tcl/Tk Updated 2 months ago

dalance/svlint

SystemVerilog linter
by dalance (added on 2019-10-30)
Major language: Verilog-SystemVerilog Updated 5 days ago

ahegazy/aes-verilog

Advanced encryption standard implementation in verilog.
by ahegazy (added on 2020-03-08)
Major language: Verilog-SystemVerilog Updated 1 year ago

zyad19975/ppi-intel-8255a

This a implementation of Intel 8255A a programmable peripheral interface using Verilog
by zyad19975 (added on 2020-03-23)
Major language: Verilog-SystemVerilog Updated 2 years ago

bobbl/rudolv

RISC-V processor
by bobbl (added on 2020-03-27)
Major language: Assembly Updated 10 months ago

csantosb/ft2232h

VHDL controller interface with the ft2232h from ftdi.
by csantosb (added on 2020-03-30)
Major language: JavaScript Updated 1 year ago

csantosb/mux-fifo

Data streams convergence.
by csantosb (added on 2020-03-30)
Major language: JavaScript Updated 1 year ago

csantosb/catiroc

CatiROC ASIC controller.
by csantosb (added on 2020-04-09)
Major language: VHDL Updated 1 year ago

lowRISC/opentitan

Open source silicon root of trust
by lowRISC (added on 2020-05-04)
Major language: Verilog-SystemVerilog Updated 1 day ago

cocotb/cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
by cocotb (added on 2020-05-04)
Major language: Python Updated 4 days ago

olofk/edalize

An abstraction library for interfacing EDA tools
by olofk (added on 2020-05-07)
Major language: Python Updated 1 month ago

marph91/yaaes

Yet Another AES implementation in hardware.
by marph91 (added on 2020-05-16)
Major language: VHDL Updated 9 months ago

tmeissner/libvhdl

Library of reusable VHDL components
by tmeissner (added on 2020-06-07)
Major language: VHDL Updated 1 day ago

tmeissner/psl-with-ghdl

Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
by tmeissner (added on 2020-06-07)
Major language: VHDL Updated 8 months ago

zerogravity/neorv32

A customizable, lightweight and open-source 32-bit RISC-V soft-core microcontroller written in platform-independent VHDL.
by zerogravity (added on 2020-06-23)
Major language: VHDL Updated 10 hours ago

tmeissner/cryptocores

cryptography ip-cores in vhdl / verilog
by tmeissner (added on 2020-07-15)
Major language: VHDL Updated 1 year ago

tmeissner/formal-hw-verification

Trying to verify Verilog/VHDL designs with formal methods and tools
by tmeissner (added on 2020-07-29)
Major language: make Updated 7 months ago

marph91/pocket-cnn

CNN-to-FPGA-framework for small CNN, written in VHDL and Python
by marph91 (added on 2020-08-01)
Major language: VHDL Updated 11 months ago

marph91/pico-png

PNG encoder, implemented in VHDL
by marph91 (added on 2020-08-01)
Major language: VHDL Updated 1 year ago

marph91/icestick-remote

Remote control in VHDL, which fits on a Lattice icestick.
by marph91 (added on 2020-08-01)
Major language: VHDL Updated 1 year ago

ynwa/common-sv-rtl-files

Open source RTL codes.
by ynwa (added on 2020-08-03)
Major language: Verilog-SystemVerilog Updated 1 year ago

Rafael Calçada/steel-core

Steel is a microprocessor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications.
by Rafael Calçada (added on 2020-08-04)
Major language: XML Updated 1 year ago

IObundle/iob-soc

by IObundle (added on 2020-08-26)
Major language: make Updated 1 year ago

jjts/iob-uart

by jjts (added on 2020-08-26)
Major language: Verilog-SystemVerilog Updated 1 year ago

IObundle/iob-interconnect

by IObundle (added on 2020-08-26)
Major language: Verilog-SystemVerilog Updated 1 year ago

jjts/iob-cache

by jjts (added on 2020-08-26)
Major language: make Updated 1 year ago

jjts/iob-mem

by jjts (added on 2020-08-26)
Major language: Verilog-SystemVerilog Updated 1 year ago

hypernyan/ethvlg

by hypernyan (added on 2020-09-23)
Major language: Verilog-SystemVerilog Updated 8 months ago

olofk/swervolf

by olofk (added on 2020-12-04)
Major language: Verilog-SystemVerilog Updated 1 year ago

vuongdnguyen/ztachip

Hardware/software framework to build Domain-Specific-Architecture for vision-AI
by vuongdnguyen (added on 2021-01-03)
Major language: C/C++ Header Updated 1 year ago

trabucayre/openfpgaloader

by trabucayre (added on 2021-03-12)
Major language: C/C++ Header Updated 1 year ago

olofk/corescore

CoreScore
by olofk (added on 2021-03-17)
Major language: Verilog-SystemVerilog Updated 7 months ago

hadirkhan10/caravan

by hadirkhan10 (added on 2021-03-28)
Major language: Scala Updated 1 year ago

aignacio/ravenoc

RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
by aignacio (added on 2021-03-31)
Major language: Verilog-SystemVerilog Updated 1 month ago

lkcl/libre-soc

A Libre-Licensed Hybrid 3D CPU-GPU-VPU based on OpenPOWER ISA 3.0 with Cray-style Vectorisation
by lkcl (added on 2021-05-04)
Major language: Python Updated 1 year ago

libre-soc/openpower-isa

Parser of the OpenPOWER ISA, python-based OpenPOWER simulator, and unit tests for POWER hardware, soft-cores and Emulators
by libre-soc (added on 2021-05-04)
Major language: Python Updated 1 year ago

libre-soc/nmutil

A nmigen HDL extension toolkit / library, similar to Chisel3 io library
by libre-soc (added on 2021-05-04)
Major language: Python Updated 1 year ago

libre-soc/ieee754fpu

An IEEE754 toolkit in nmigen. Similar to J Hauser's hardfloat-3 and Jon Dawson's FPU. 100k+ unit tests included
by libre-soc (added on 2021-05-04)
Major language: Python Updated 1 year ago

Dolu/vexriscv

by Dolu (added on 2021-05-05)
Major language: Scala Updated 1 year ago

ooterness/satcat5

SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.
by ooterness (added on 2021-05-13)
Major language: VHDL Updated 1 year ago

eminfedar/fedar-f1-rv64im

5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
by eminfedar (added on 2021-05-23)
Major language: Verilog-SystemVerilog Updated 11 months ago

kulp/tenyr

Simple, orthogonal 32-bit computer architecture and environment
by kulp (added on 2021-07-01)
Major language: C Updated 7 months ago

benreynwar/htfft

A high throughput FFT implementation
by benreynwar (added on 2021-07-02)
Major language: VHDL Updated 10 months ago

no2fpga/no2usb

Small and Flexible USB Device core
by no2fpga (added on 2021-07-20)
Major language: C/C++ Header Updated 10 months ago

cr88192/bjx2-arch

BtSR1 and BJX2 ISA / CPU Architecture
by cr88192 (added on 2021-07-20)
Major language: C Updated 2 days ago

semify/fstdumper

by semify (added on 2021-08-17)
Major language: C/C++ Header Updated 9 months ago

vipsangym/python-script-vipsangym

by vipsangym (added on 2022-02-27)
Major language: Python Updated 4 years ago

NasionaMarihuany/awesome

by NasionaMarihuany (added on 2022-03-02)
Major language: Python Updated 2 months ago