AXI4 Configurable Modules by shrikuljoshi

AXI4 compliant modules designed with Verilog
We have not analyzed this project yet


AXI4 compliant modules

This repository contains the AXI4 compliant modules' suite. 

 At this point it contains following modules: 

 1) AXI4 memory mapped Read/Write Master 

 2) AXI4 memory mapped Read/Write Slave 

 3) AXI4 interconnect(not yet completed) 

 4) AXI4 Stream to Memory mapped converter

 5) AXI4 memory mapped to stream converter 

The modules are ARM AMBA 4 compliant.

Each module also supports a native interface in addition to AXI4 , and another AXI4 lite interface for register configuration. 

Configurable parameters include:  

1) Data Width - default 32 

 2) Address Width - default 32 

 3) Burst Length - default 256 

 4) Burst type - as of now supports only incremental

Project Meta

  • Registered 1 year ago
  • Started 1 year ago
  • Last commit 1 year ago



Commits per year



Unique contributors per year


Data not available



Share of languages used

Data Sheet
Project Web Site
Issue Tracker
Last updated 1 year ago
Language: Markdown
3 watchers
1 star
1 commit by 1 contributor
Shrikul Joshi

Activity in last 1 year

Updated 5 months ago