AXI4 Configurable Modules by shrikuljoshi

AXI4 compliant modules designed with Verilog

AXI4_infra

AXI4 compliant modules

This repository contains the AXI4 compliant modules' suite. 

 At this point it contains following modules: 

 1) AXI4 memory mapped Read/Write Master 

 2) AXI4 memory mapped Read/Write Slave 

 3) AXI4 interconnect(not yet completed) 

 4) AXI4 Stream to Memory mapped converter

 5) AXI4 memory mapped to stream converter 

The modules are ARM AMBA 4 compliant.

Each module also supports a native interface in addition to AXI4 , and another AXI4 lite interface for register configuration. 

Configurable parameters include:  

1) Data Width - default 32 

 2) Address Width - default 32 

 3) Burst Length - default 256 

 4) Burst type - as of now supports only incremental

Project Meta

  • Registered on LibreCores 2 years ago
  • Project started 2 years ago
  • Last commit 2 years ago

Commits

{"labels":[2017,2018,2019,2020],"series":[[1,0,0,0]]}

Commits per year

Contributors

{"labels":[2017,2018,2019,2020],"series":[[1,0,0,0]]}

Unique contributors per year

Releases

Data not available

Languages

{"labels":["Others","Markdown"],"series":[0,1]}

Share of languages used

Data Sheet
Project Web Site
https://github.com/shrikul/AXI4_infra.git
Issue Tracker
Last activity 2 years ago
Primary language: Markdown
3 watchers
1 star
1 commit by 1 contributor
Shrikul Joshi

activity over the last year

LibreCores data updated 1 month ago