mipsR3000 by sridhargunnam

We have not analyzed this project yet

mipsR3000

use make file to run

You might need genesis files to compile the codes. If you need them please contact me. sridhargunnam@gmail.com

You will also need synopsis vcs licence for RTL systhesis

To run

make run MODULE_NAME=mipsCore

Project Meta

  • Registered 2 years ago
  • Started 2 years ago
  • Last commit 2 years ago

Commits

{"labels":[2016,2017,2018,2019],"series":[["4","1",null,null]]}

Commits per year

Contributors

{"labels":[2016,2017,2018,2019],"series":[["1","1",null,null]]}

Unique contributors per year

Releases

Data not available

Languages

{"labels":["Others","Verilog-SystemVerilog","Markdown"],"series":[0,6,1]}

Share of languages used

Data Sheet
https://github.com/sridhargunnam/mipsR3000
Last updated 2 years ago
Language: Verilog-SystemVerilog
5 commits by 1 contributor
sridhargunnam

Activity in last 1 year

Updated 5 months ago